Applying for Lead Engineer - Physical Design at MosChip? Compare this live job with your resume first.

🎯 Tailor my resume
←Jobiba.Me
M
Active4mo ago

Lead Engineer - Physical Design

MosChip·📍 Hyderabad, Telangana, India

Employment

FULL TIME

Work mode

On-site

Experience

7–12 years

Salary

Not disclosed

Salary not disclosed

Check market pay for comparable Lead Engineer roles before applying.

Salary →

Role overview

Job description

Company Description: MosChip® Technologies is a publicly traded company with expertise in SILICON | PRODUCT | AI/ML Engineering solutions. The company has 1250+ engineers located in Silicon Valley-USA and India. MosChip® offers end-to-end silicon design, verification, systems, software, and device engineering solutions, including AI/ML solution design and test automation. Role Description: This is a full-time on-site role for a Senior Lead Physical Design Engineer based in Hyderabad. The Senior Physical Design Engineer will be responsible for tasks related to physical design, physical verification, logic design, circuit design, and RTL design in the development of silicon products. Qualifications: He/She should be able to do block level PNR including PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. Minimum of 7-15 years of experience in physical design. He/She should have worked on 7nm or lower node designs with adv low power techniques such as Voltage Islands, Power Gating and substrate-bias. Provide technical guidance, mentoring to physical design engineers. Lead a team of Physical design engineers and be responsible for their blocks’ closure Interface with front-end ASIC teams to resolve issues. Low Power Design - Voltage Islands, Power Gating, Substrate-bias techniques. Expertise in Timing closure on high speed interfaces is a plus Excellent communication skills. Strong Back ground of ASIC Physical Design: Floor planning, P&R, extraction, IR Drop Analysis, Timing and Signal Integrity closure. Extensive experience and detailed knowledge in Cadence or Synopsys. Expertise in scripting languages such as PERL, TCL. Strong Physical Verification skill set. Static Timing Analysis in Primetime or Primetime-SI. Good written and oral communication skills. Ability to clearly document plans. Ability to interface with different teams and prioritize work based on project needs.

More like this

About this listing

  • Source: MosChip's official careers site · still listed there on 9 Nov 2026
  • Posted 19 Jun 2026

Jobiba does not charge job seekers. Never pay to apply or share OTPs, card or bank details.

Role market pulse

How Lead Engineer demand looks in India

41/100 · watch

Live jobs

31

Posted 30d

29

30d movement

Early signal

Remote share

0%

Salary listed

6.5%

Salary trend 1Y

Not enough history

What they are looking for

Skills & requirements

STADRCPNR

Qualification

He/She should be able to do block level PNR including PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. Minimum of 7-15 years of experience in physical design. He/She should have worked on 7nm or lower node designs with adv low power techniques such as Voltage Islands, Power Gating and substrate-bias. Provide technical guidance, mentoring to physical design engineers. Lead a team of Physical design engineers and be responsible for their blocks’ closure Interface with front-end ASIC teams to resolve issues. Low Power Design - Voltage Islands, Power Gating, Substrate-bias techniques. Expertise in Timing closure on high speed interfaces is a plus Excellent communication skills. Strong Back ground of ASIC Physical Design: Floor planning, P&R, extraction, IR Drop Analysis, Timing and Signal Integrity closure. Extensive experience and detailed knowledge in Cadence or Synopsys. Expertise in scripting languages such as PERL, TCL. Strong Physical Verification s

Department · Physical Design

Hiring company

MosChip

Education

MosChip provides turnkey ASIC design services, product engineering services that includes IoT, AI/ML, Data services, Cloud with design centers across US & India.

Related opportunities

Similar active roles

Relevant, currently active roles for this market.

All jobs →

🔔 Get job alerts

New Engineer jobs in Hyderabad, Telangana, India, straight to your inbox.

No spam · Unsubscribe anytime

Jobiba never asks job seekers for money. Stay safe